


**FEATURES**

- Drain-Source Withstand Voltage: 40V
- Max.  $R_{DS(on)}$  : 1.6m $\Omega$  @  $V_{GS}=10V$   
2.2 m $\Omega$  @  $V_{GS}=4.5V$
- Automotive applications
- AEC-Q101 Qualified
- Excellent ON resistance
- General footprint package PDFN5 $\times$ 6-8L
- 100% Rg and Avalanche tested
- MSL1


**PRODUCT APPEARANCE**

 PDFN5 $\times$ 6-8L

**DESCRIPTION**


The SNM041R6DNAQ is N-Channel enhancement MOS Field Effect Transistor. Uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. This device is suitable for use in high performance automotive DC-DC conversion, power switch and charging circuit. Standard Product SNM041R6DNAQ is in compliance with RoHS.

**Applications:**

- Automotive systems
- DC/DC converters
- Power supply converters circuit
- Load/Power Switching for portable device

**PIN CONFIGURATION**


Top view

**MARKING**


WLSI = Company (Group) Code  
 04365 = Device Code  
 DN = Special Code  
 M = Month  
 W = Week

**LIMITING VALUES**

Parameter	Symbol	Condition	Value	Unit
Drain-Source Voltage	$V_{DS}$		40	V
Gate-Source Voltage	$V_{GS}$		$\pm 20$	V
Continuous Drain Current	$I_D$	$T_C=25^\circ\text{C}$	191	A
		$T_C=100^\circ\text{C}$	135	A
Pulsed Drain Current <sup>(3)</sup>	$I_{DM}$		469	A
Continuous Drain Current	$I_D$	$T_A=25^\circ\text{C}$	33	A
		$T_A=100^\circ\text{C}$	24	A
Avalanche Energy $L=0.3\text{mH}$	$E_{AS}$		311	mJ
Power Dissipation <sup>(2)</sup>	$P_D$	$T_C=25^\circ\text{C}$	107	W
		$T_C=100^\circ\text{C}$	54	W
Power Dissipation <sup>(1)</sup>	$P_D$	$T_A=25^\circ\text{C}$	3.3	W
		$T_A=100^\circ\text{C}$	1.6	W
Operating Junction Temperature	$T_J$		-55 to 175	$^\circ\text{C}$
Storage Temperature Range	$T_{STG}$		-55 to 175	$^\circ\text{C}$

**THERMAL RESISTANCE RATINGS**

Single Operation					
Parameter		Symbol	Typical	Maximum	Unit
Junction-to-Ambient Thermal Resistance <sup>(1)</sup>	Steady State	$R_{\theta JA}$	38.2	45.8	°C/W
Junction-to-Case Thermal Resistance <sup>(2)</sup>	Steady State	$R_{\theta JC}$	1.0	1.4	

**ELECTRONICS CHARACTERISTICS**

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>						
Drain-to-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS}=0V$ , $I_D = 250\mu A$	40			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	$BV_{DSS}/T_J$			26.2		mV/°C
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=40V$ , $V_{GS}=0V$ , $T_J=25^\circ C$			1	$\mu A$
		$V_{DS}=40V$ , $V_{GS}=0V$ , $T_J=125^\circ C$			100	$\mu A$
Gate-to-source Leakage Current	$I_{GSS}$	$V_{DS}=0V$ , $V_{GS} = \pm 20V$			$\pm 100$	nA
<b>ON CHARACTERISTICS</b>						
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS}=V_{DS}$ , $I_D = 250\mu A$	1.3	1.7	2.1	V
Threshold Temperature Coefficient	$V_{GS(TH)}/T_J$			-7.5		mV/°C
Drain-to-source On-resistance <sup>(4)</sup>	$R_{DS(on)}$	$V_{GS} = 10V$ , $I_D = 60A$		1.25	1.6	m $\Omega$
		$V_{GS} = 4.5V$ , $I_D = 60A$		1.7	2.2	m $\Omega$
<b>CHARGES, CAPACITANCES AND GATE RESISTANCE</b>						
Input Capacitance	$C_{ISS}$	$V_{GS} = 0V$ , $f = 1.0MHz$ , $V_{DS}=25V$		5723		pF
Output Capacitance	$C_{OSS}$			1240		
Reverse Transfer Capacitance	$C_{RSS}$			55.3		
Total Gate Charge <sup>(5)</sup>	$Q_{G(TOT)}$	$V_{GS}=10V$ , $V_{DS}= 32V$ , $I_D = 60A$		78		nC
Gate-to-Source Charge <sup>(5)</sup>	$Q_{GS}$			16.1		
Gate-to-Drain Charge <sup>(5)</sup>	$Q_{GD}$			9.4		

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Gate Resistance	$R_g$	$f=1\text{MHz}$		1.1		$\Omega$
<b>SWITCHING CHARACTERISTICS <sup>(5)</sup></b>						
Turn-On Delay Time	$t_d(\text{ON})$	$V_{GS}=10\text{V},$ $V_{DS}=32\text{V},$ $I_D=60\text{A}, R_G=5\Omega$		13.6		ns
Rise Time	$t_r$			84.6		
Turn-Off Delay Time	$t_d(\text{OFF})$			70.2		
Fall Time	$t_f$			43.6		
Body Diode Reverse Recovery Time	$t_{rr}$	$I_F=60\text{A},$ $dI/dt=100\text{A}/\mu\text{s}$		47.4		ns
Body Diode Reverse Recovery Charge	$Q_{rr}$	$I_F=60\text{A},$ $dI/dt=100\text{A}/\mu\text{s}$		60.8		nC
<b>BODY DIODE CHARACTERISTICS</b>						
Forward Voltage <sup>(4)</sup>	$V_{SD}$	$V_{GS}=0\text{V}, I_S=60\text{A}$	0.5	0.8	1.2	V


( $T_J=25^\circ\text{C}$ , unless otherwise noted.)

**Note:**


- (1) FR-4 board ( $38\text{mm} \times 38\text{mm} \times 1.6\text{mm}$ ,  $70\mu\text{m}$  Copper) partially covered with copper ( $645\text{mm}^2$  area). The power dissipation  $P_{DSM}$  is based on Junction-to-Ambient thermal resistance value and the  $T_{J(\text{MAX})}=175^\circ\text{C}$ . The value is only for reference, any application depends on the user's specific board design.
- (2) The power dissipation  $P_D$  is based on  $T_{J(\text{MAX})}=175^\circ\text{C}$ , using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heat sinking is used.
- (3) Repetitive rating, pulsed, duty cycle  $\sim 1\%$ , keep initial  $T_J=25^\circ\text{C}$ , the maximum allowed junction temperature of  $175^\circ\text{C}$ .
- (4) The static characteristics are obtained using  $\sim 380\mu\text{s}$  pulses, duty cycle  $\sim 1\%$ .
- (5) The parameter is not subject to production test – verified by design / characterization.

**TYPICAL CHARACTERISTICS**


Ta=25°C, unless otherwise noted.




Output Characteristics <sup>(4)</sup>




Transfer Characteristics <sup>(4)</sup>




On-Resistance vs. Drain Current <sup>(4)</sup>









On-Resistance vs. Gate-to-Source Voltage <sup>(4)</sup>






On-Resistance vs. Junction Temperature <sup>(4)</sup>




Threshold Voltage vs. Temperature


**Capacitance**

**Body Diode Forward Voltage <sup>(4)</sup>**

**Single Pulse power**

**Safe Operating Area**

**Gate Charge Characteristics**

**Drain Current vs. Drain Voltage**



**Avalanche characteristics**

**Transient Thermal Response (Junction-to-Case)**

**Transient Thermal Response (Junction-to-Ambient)**

**PDFN5X6-8L DIMENSIONS**
**PACKAGE SIZE**


Symbol	Min.	Typ.	Max.
A	0.85	0.95	1.00
A1	0.00	---	0.05
A3	---	0.2 Ref	---
b	0.30	0.40	0.50
D	5.10	5.20	5.30
E	5.45	5.55	5.65
e	1.27 BSC		
D1	4.25	4.35	4.45
E1	5.95	6.05	6.15
E2	3.525	3.625	3.725
E3	1.175	1.275	1.375
L	0.45	0.55	0.65
L1	0	---	0.15
L2	0.68 Ref		
$\theta$	0 °	---	10 °




TOP VIEW



SIDE VIEW






RECOMMENDED LAND PATTERN (Unit:mm)



BOTTOM VIEW



**TAPE AND REEL INFORMATION**
**Reel Dimensions**

**Tape Dimensions**

**Quadrant Assignments For PIN1 Orientation In Tape**

**User Direction of Feed**

RD	Reel Dimension	<input type="checkbox"/> 7inch	<input checked="" type="checkbox"/> 13inch		
W	Overall width of the carrier tape	<input type="checkbox"/> 8mm	<input checked="" type="checkbox"/> 12mm		
P1	Pitch between successive cavity centers	<input type="checkbox"/> 2mm	<input type="checkbox"/> 4mm	<input checked="" type="checkbox"/> 8mm	
Pin1	Pin1 Quadrant	<input checked="" type="checkbox"/> Q1	<input type="checkbox"/> Q2	<input type="checkbox"/> Q3	<input type="checkbox"/> Q4

**ORDERING INFORMATION**

TYPE NUMBER	PACKAGE	PACKING
SNM041R6DNAQ-8/TR	PDFN5×6-8L	Tape and reel

PDFN5×6-8L is packed with 5000 pieces/disc in braided packaging.

**Important statement**

SIT reserves the right to change the above-mentioned information without prior notice.

**REVISION HISTORY**

Version number	Datasheet status	Revision date
V0.1	Draft version.	May 2024

Draft