


FEATURES

- Drain-Source Withstand Voltage: 100V
- Max. $R_{DS(on)}$: 9.0mΩ @ $V_{GS}=10V$
14.2mΩ @ $V_{GS}=4.5V$
- Automotive applications
- AEC-Q101 Qualified
- Excellent ON resistance
- General footprint package PDFN5×6-8L
- 100% Rg and Avalanche tested
- MSL1

PRODUCT APPEARANCE


PDFN5×6-8L


DESCRIPTION

The SNM109R0DNAQ is N-Channel enhancement MOS Field Effect Transistor. Uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. This device is suitable for use in high performance automotive DC-DC conversion, power switch and charging circuit. Standard Product SNM109R0DNAQ is in compliance with RoHS.

Applications:

- Automotive systems
- DC/DC converters
- Power supply converters circuit
- Load/Power Switching for portable device

PIN CONFIGURATION

MARKING


WLSI = Company (Group) Code

10367 = Device Code

DN = Special Code

M = Month

W = Week

LIMITING VALUES

Parameter	Symbol	Condition	Value	Unit
Drain-Source Voltage	V _{DS}		100	V
Gate-Source Voltage	V _{GS}		+20/-16	V
Continuous Drain Current ⁽⁴⁾	I _D	T _C =25°C	65	A
		T _C =100°C	46	A
Pulsed Drain Current ⁽³⁾	I _{DM}		165	A
Continuous Drain Current	I _D	T _A =25°C	12	A
		T _A =100°C	9	A
Avalanche Energy L=0.3mH	E _{AS}		109	mJ
Power Dissipation ⁽²⁾	P _D	T _C =25°C	88	W
		T _C =100°C	44	W
Power Dissipation ⁽¹⁾	P _D	T _A =25°C	3.0	W
		T _A =100°C	1.5	W
Operating Junction Temperature	T _J		-55 to 175	°C
Storage Temperature Range	T _{STG}		-55 to 175	°C

THERMAL RESISTANCE RATINGS

Single Operation					
Parameter	Symbol	Typical	Maximum	Unit	
Junction-to-Ambient Thermal Resistance ⁽¹⁾	Steady State	R _{θJA}	41	49	°C/W
Junction-to-Case Thermal Resistance ⁽¹⁾	Steady State	R _{θJC}	1.2	1.7	

ELECTRONICS CHARACTERISTICS

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0 V, I _D = 250μA	100			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	BV _{DSS} /T _J			54		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =100V, V _{GS} = 0V, T _J =25°C			10	μA
		V _{DS} =100V, V _{GS} = 0V, T _J =125°C			250	μA
Gate-to-source Leakage Current	I _{GSS}	V _{DS} =0 V, V _{GS} = 20V			100	nA
ON CHARACTERISTICS						
Gate Threshold Voltage	V _{GS(TH)}	V _{GS} =V _{DS} , I _D = 250μA	1.6	2.0	2.4	V
Threshold Temperature Coefficient	V _{GS(TH)/TJ}			-5.5		mV/°C
Drain-to-source On-resistance ⁽⁴⁾	R _{DSS(on)}	V _{GS} =10V, I _D =30A		7.2	9.0	mΩ
		V _{GS} =4.5V, I _D =30A		10.3	14.2	
CHARGES, CAPACITANCES AND GATE RESISTANCE						
Input Capacitance	C _{ISS}	V _{GS} = 0V, f = 1.0MHz, V _{DS} =25 V		1910		pF
Output Capacitance	C _{OSS}			1060		
Reverse Transfer Capacitance	C _{RSS}			118		
Total Gate Charge	Q _{G(TOT)}	V _{GS} =10V, V _{DS} = 80V, I _D =30A		36.2		nC

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Total Gate Charge	$Q_{G(TOT)}$	$V_{GS}=4.5V$, $V_{DS}= 80V$, $I_D =30A$		20.2		
Gate-to-Source Charge	Q_{GS}	$V_{GS}=10V$, $V_{DS}= 80V$, $I_D =30A$		6.0		
Gate-to-Drain Charge	Q_{GD}			10.6		
Gate Resistance	R_g	$f = 1MHz$		0.7		Ω

SWITCHING CHARACTERISTICS

Turn-On Delay Time	$t_{d(ON)}$	$V_{GS}=4.5V$, $V_{DS}= 80V$, $I_D=30A$, $R_G=1\Omega$		11.2		ns
Rise Time	t_r			52.0		
Turn-Off Delay Time	$t_{d(OFF)}$			19.4		
Fall Time	t_f			22.5		
Body Diode Reverse Recovery Time	t_{rr}	$I_F=30A$, $dI/dt= 100A/\mu s$		47		ns
Body Diode Reverse Recovery Charge	Q_{rr}	$I_F=30A$, $dI/dt= 100A/\mu s$		61		nC

BODY DIODE CHARACTERISTICS

Forward Voltage	V_{SD}	$V_{GS}=0V$, $I_S=30A$	0.5	0.86	1.2	V
-----------------	----------	-------------------------	-----	------	-----	---







($T_J=25^\circ C$, unless otherwise noted.)







Note:




- (1) FR-4 board (38mm \times 38mm \times t1.6mm, 70 μm Copper) partially covered with copper (645mm 2 area). The power dissipation P_{DSM} is based on Junction-to-Ambient thermal resistance value and the $T_{J(MAX)}=175^\circ C$. The value is only for reference, any application depends on the user's specific board design.
- (2) The power dissipation P_d is based on $T_{J(MAX)}=175^\circ C$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heat sinking is used.
- (3) Repetitive rating, pulsed, duty cycle ~1%, keep initial $T_J=25^\circ C$, the maximum allowed junction temperature of 175°C.
- (4) The maximum current rating by source bonding technology.
- (5) The static characteristics are obtained using ~380 μs pulse, duty cycle ~1%.

TYPICAL CHARACTERISTICS

Ta=25°C, unless otherwise noted.



Output Characteristics⁽⁵⁾

Transfer Characteristics⁽⁵⁾

On-Resistance vs. Drain Current⁽⁵⁾

On-Resistance vs. Gate-to-Source Voltage⁽⁵⁾

On-Resistance vs. Junction Temperature⁽⁵⁾

Threshold Voltage vs. Temperature


Capacitance

Body Diode Forward Voltage⁽⁵⁾

Single Pulse power

Safe Operating Area

Gate Charge Characteristics

Drain Current vs. Drain Voltage



Avalanche characteristics

Transient Thermal Response (Junction-to-Case)

Transient Thermal Response (Junction-to-Ambient)

PDFN5×6-8L DIMENSIONS
PACKAGE SIZE


Symbol	Min.	Typ.	Max.
A	0.85	0.95	1.00
A1	0.00	---	0.05
A3	---	0.2 Ref	---
b	0.30	0.40	0.50
D	5.10	5.20	5.30
E	5.45	5.55	5.65
e	1.27 BSC		
D1	4.25	4.35	4.45
E1	5.95	6.05	6.15
E2	3.525	3.625	3.725
E3	1.175	1.275	1.375
L	0.45	0.55	0.65
L1	0	---	0.15
L2	0.68 Ref		
θ	0 °	---	10 °




TOP VIEW






SIDE VIEW



RECOMMENDED LAND PATTERN (Unit:mm)



BOTTOM VIEW

TAPE AND REEL INFORMATION
Reel Dimensions

Tape Dimensions

Quadrant Assignments For PIN1 Orientation In Tape


RD	Reel Dimension	<input type="checkbox"/> 7inch <input checked="" type="checkbox"/> 13inch
W	Overall width of the carrier tape	<input type="checkbox"/> 8mm <input checked="" type="checkbox"/> 12mm <input type="checkbox"/> 16mm
P1	Pitch between successive cavity centers	<input type="checkbox"/> 2mm <input type="checkbox"/> 4mm <input checked="" type="checkbox"/> 8mm
Pin1	Pin1 Quadrant	<input checked="" type="checkbox"/> Q1 <input type="checkbox"/> Q2 <input type="checkbox"/> Q3 <input type="checkbox"/> Q4

ORDERING INFORMATION

TYPE NUMBER	PACKAGE	PACKING
SNM109R0DNAQ-8/TR	PDFN5×6-8L	Tape and reel

PDFN5×6-8L is packed with 5000 pieces/disc in braided packaging.

Important statement

SIT reserves the right to change the above-mentioned information without prior notice.

REVISION HISTORY

Version number	Datasheet status	Revision date
V1.0	Initial version.	May 2024